SetNet Logo


The Semiconductor Test Network

Home | Member Organisations | Jobs in Electronics | NEWS | Conferences | The SETNET Bookshop | Products | Research | SETNET History | Contact






Project Acronym SYMBAD
Title Formal Verification in SYsteM Level Based Design
Start date 01-March-2002
End date 31-May-2004
Programme IST

The SYMBAD project aims at developing a system level design and verification platform for hardware and software integrated systems. The project will integrate in a system level design platform, a new formal verification technique (Linear Programming Validation) together with existing ones (SAT and Automatic Test Pattern Generation) and with a Property Coverage Checker. Such platform will lead to a new methodology in high-level system design offering conformance checking of low-level models with high-level specifications. The SYMBAD platform and its verification techniques will be assessed on the design of a reconfigurable System-on-a-Chip (image processing system).
Participants (Valiosys, INESC-ID and University of Verona) will provide the system design platform and verification tools while ST Microelectronics will be the user.

The objectives of the SYMBAD project are to:
- develop a system level design platform for hardware and software SoC systems including formal verification techniques, automatic test pattern generation and property coverage checking;
- optimise design methodology with a validation process providing a joint use of 4 verification techniques integrated the high level design process;
- assess the platform and the methodology with the design of a reconfigurable image processing system where the combinatorial complexity of reconfiguration makes simulation, testing and validation extremely difficult with existing techniques.

The SYMBAD project will offer to SoC designers a complete system level design flow to model architectural, interfaces and communications between IP blocks and to verify conformance with high level specifications. The project starting point will be an existing system level design platform and prototype formal verification tools available from the partners.

Continued below .......

Work description:
The SYMBAD project will deliver- A system level design platform including formal verification facilities based on LPV and additional components offering supplementary formal verification tools: a test pattern generator, a property coverage checker and a formal verification engine based on a SAT solver- A corresponding methodology supporting the high level design and validation process integrated into the SYMBAD platform- A formally verified high level specification of a reconfigurable system.

The main development activities will be on:
- Development and integration of a System C front-end and communication libraries;
- Development of an API for the formal verification tools;
- Introduction of behavioural input in the LPV tool;
- Integration of the LPV tool in the system level platform;
- Development of additional integrated verification tools (a SAT solver, an ATPG tool and a property coverage checker);
- Developing a visualisation tool to display the verification results;
- Developing a corresponding new system level design methodology.

The Work plan has been structured in five technical work packages, plus one for information dissemination, results exploitation planning and standardisation and a last one for project management.

WP1: transferring existing formal verification techniques to the end-user and developing user requirements from this initial use;
WP2: integrating the LPV tool inside the system level design platform, providing access for the test and evaluation of the tools from WP4;
WP3: developing the system level design and verification platform specifications, including the System C entry language. In parallel, ST will also use the system level design platform to design its reconfigurable system;
WP4: developing the formal verification tools from the other partners;
WP5: validating the formal verification tools with the design of the reconfigurable system and finally by designing the corresponding new design methodology.

- LPV tool with documentation (M3);
- Property coverage checker prototype (M9);
- Automatic Test Pattern generation prototype (M18);
- SAT prototype (M24);
- SYMBAD system level design and verification platform (M24);
- System design level platform with System C entry (M6);
- Design of the reconfigurable system (M9);
- Alpha version of the SYMBAD system level design and verification platform (M12);
- SAT first prototype (M12);
- Validated reconfigurable system design (M18).










Organisation: Valiosys
Organisation Type: Industry
Department: Direction de la Recherche Avancée
Address: Avenue de Cambridge, 4
Postcode: 14200
City: Herouville Saint Clair
Country: FRANCE
Other partners









Organisation Name: St Microelectronics S.R.l.
Organisation Type: Other
Contact Person: ROSSI, Umberto
Department: Central R&D - NVM Design Platform
Address: Via Olivetti 2
City: Agrate Brianza
Org. Country: ITALY


Organisation Name: Universita degli Studi di Verona
Organisation Type: Education
Contact Person: FUMMI, Franco
Department: Dipartimento di Informatica
Address: Via dell' Artigliere 8
City: Verona
Region: NORD EST
Org. Country: ITALY


Organisation Name: INESC ID - Instituto de Engenharia de Sistemas e Computadores
Organisation Type: Other
Contact Person: MARQUES DA SILVA, Joao Paulo
Department: Software Algorithms and Tools for Constraint S.
Investigacao e Desenvolvimento em Lisboa
Address: Rua Alves Redol 9
City: Lisboa
Grande Lisboa
Org. Country: PORTUGAL





Copyright © 2007 tCORE Ltd | Home | Contact Info