SetNet Logo

 

The Semiconductor Test Network

Home | Member Organisations | Jobs in Electronics | NEWS | Conferences | The SETNET Bookshop | Products | Research | SETNET History | Contact

Home
Up
ADAM-SPICE
ATHENIS
CODESTAR
COMPONENT
CRISP
DEMAND
ENCASIT
ENCAST
EUNICE-TEST
EVOTEST
CRISP
INTAS
mhpCONFIDENCE
MIDAS
MORPHEUS
NANOCMOS
nano-CMOS
NEMSIC
SECO
SMARTIEHS
TAMES2
SYMBAD
VERTIGO
WINSOC
WSAN4CIP

 

 

 

NANOCMOS
 

 

Project Acronym NANOCMOS
Title CMOS backbone for 2010 e-Europe NANOCMOS From the 45 nm node down to the limits
Start date  2004-03-01
End date  2006-06-30
Programme IST
Description

NANOCMOS is a project integrating in a coherent structure, activities that in the past have been the object of ESPRIT/IST, JESSI/MEDEA projects in the field of CMOS technologies. It focuses on the RTD activities necessary to develop the 45nm, 32nm and below CMOS technologies. From these technology nodes it will be mandatory to introduce revolutionary changes in the materials, process modules, device and metallisation architectures and all related characterization, test, modelling and simulation technologies, to keep the scaling trends viable and make all future IST applications possible. NANOCMOS covers all these aspects. The project includes as well important Training and Dissemination activities. A professional Management structure will be implemented. The first objective of the project is the demonstration of feasibility of Front-End and Back-End process modules of the 45nm node CMOS logic technology. The project intents to process as demonstrator a very aggressive SRAM chip displaying worldwide best characteristics

 

Continued below .......



This objective will be achieved within two years from project start. The second objective of the project is to realize exploratory research on critical issues of the materials, devices, interconnect and related characterization and modelling to start preparing the 32/22 nodes considered to be within the limits of the CMOS technologies. The third objective of the project is to prepare the take up of results described in the Objective I and implement a 45nm Full Logic CMOS Process Integration in 300mm wafers by the end of 2007. This integration will be part of a separate MEDEA+ project.

NANOCMOS initial Consortium gathers most of best competences existing in Europe in the domain. It is expected to incorporate new partners, to fulfil already identified tasks. NANOCMOS places Europe on a privileged position in the competition to develop the enabling technologies of the 2010 e-Society.

 

Coordinator

 

 

 

ISTMICROELECTRONICS SA
CENTRAL RANDD CROLLES
29 BOULEVARD ROMAIN ROLLAND BP 93
92120 MONTROUGE
FRANCE
Other partners

 QIMONDA FLASH GMBH & CO. KG

 GERMANY

 PHILIPS SEMICONDUCTORS CROLLES R&D

 FRANCE

 FREESCALE SEMICONDUCTEURS CENTRE DE RECHERCHE CROLLES SAS

 FRANCE

 MAGWEL NV

 BELGIUM

 ION BEAM SERVICES

 FRANCE

 ACIES SARL

 FRANCE

 PHILIPS ELECTRONICS NEDERLAND B.V.

 NETHERLANDS

 TECHNISCHE UNIVERSITAET CHEMNITZ

 GERMANY

 STMICROELECTRONICS S.R.L.

 ITALY

 CENTRE NATIONAL DE LA RECHERCHE SCIENTIFIQUE

 FRANCE

 COMMISSARIAT A L'ENERGIE ATOMIQUE

 FRANCE

 DOLPHIN INTEGRATION

 FRANCE

 FRAUNHOFER GESELLSCHAFT ZUR FOERDERUNG DER ANGEWANDTEN FORSCHUNG E.V.

 GERMANY

 INTERUNIVERSITAIR MICRO-ELECTRONICA CENTRUM VZW

 BELGIUM

 QIMONDA DRESDEN GMBH & CO.OHG

 GERMANY

 STMICROELECTRONICS CROLLES 2 SAS

 FRANCE

 INSTITUT NATIONAL DES SCIENCES APPLIQUEES DE LYON

 FRANCE

 ECOLE CENTRALE DE LYON - CRELYMO

 FRANCE

 UNIVERSITE JOSEPH FOURIER GRENOBLE 1

 FRANCE

 UNIVERSITE PARIS-SUD

 FRANCE

 INSTITUT NATIONAL POLYTECHNIQUE DE GRENOBLE

 FRANCE

 PHILIPS INNOVATIVE TECHNOLOGY SOLUTIONS NV

 BELGIUM

 INFINEON TECHNOLOGIES AG

 GERMANY

 

 


 

Google

 

 

Copyright 2007 tCORE Ltd | Home | Contact Info